✦ LIBER ✦

Retiming for wire pipelining in system-on-chip

✍ Scribed by Hai Zhou; Chuan Lin

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Differential bidirectional transceiver f

✍ Hong-Yi Huang; Ruei-Iun Pu 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 941 KB

Nonuniform cache architectures for wire-

✍ Changkyu Kim; Burger, D.; Keckler, S.W. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 291 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Reliable network-on-chip design for mult

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Systems-on-chip for telecommunications

✍ Jean-François Naviner; Amara Amara 📂 Article 📅 2004 🏛 Springer-Verlag 🌐 English ⚖ 865 KB

IBM Power Edge of Network Processor: A W

✍ Brown, J.D.; Woodward, S.; Bass, B.M.; Johnson, C.L. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 469 KB