✦ LIBER ✦

Register allocation with instruction scheduling for VLIW-architectures

✍ Scribed by D. S. Ivanov

Book ID: 110190997
Publisher: SP MAIK Nauka/Interperiodica
Year: 2010
Tongue: English
Weight: 154 KB
Volume: 36
Category: Article
ISSN: 0361-7688
DOI: 10.1134/s0361768810060058

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Experiences with Cooperating Register Al

Experiences with Cooperating Register Allocation and Instruction Scheduling

✍ Cindy Norris; Lori L. Pollock 📂 Article 📅 1998 🏛 Springer 🌐 English ⚖ 568 KB

A hypergraph-based model for port alloca

A hypergraph-based model for port allocation on multiple-register-file VLIW architectures

✍ Andrea Capitanio; Alexandru Nicolau; Nikil Dutt 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 706 KB

An instruction-level energy model for em

An instruction-level energy model for embedded VLIW architectures

✍ Sami, M.; Sciuto, D.; Silvano, C.; Zaccaria, V. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 368 KB

Instruction scheduling for a clustered V

Instruction scheduling for a clustered VLIW processor with a word-interleaved cache

✍ Enric Gibert; Jesús Sánchez; Antonio González 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 265 KB

DIVA: dual-issue VLIW architecture with

DIVA: dual-issue VLIW architecture with media instructions for image processing

✍ Sang-Joon Nam; Young-Su Kwon; Yeon-Ho Im; Kyung-Ku Kang; Chong-Min Kyung 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 727 KB

Using integer linear programming for ins

Using integer linear programming for instruction scheduling and register allocation in multi-issue processors

✍ Chia-Ming Chang; Chien-Ming Chen; Chung-Ta King 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 752 KB

Instruction scheduling and register allocation are two very important optimizations in modern compilers for advanced processors. These two optimizations must be performed simultaneously in order to maximize the instruction-level parallelism and to fully utilize the registers [1]. In this paper, we s