✦ LIBER ✦

Radix digit-serial pipelined divider/square-root architecture

✍ Scribed by Bashagha, A.E.; Ibrahim, M.K.

Book ID: 114448126
Publisher: The Institution of Electrical Engineers
Year: 1994
Tongue: English
Weight: 484 KB
Volume: 141
Category: Article
ISSN: 1350-2387
DOI: 10.1049/ip-cdt:19941502

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Digit-Serial Pipeline Sorter Architectur

Digit-Serial Pipeline Sorter Architecture

✍ Yun-Nan Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 359 KB

Novel Pipelined Architecture for Efficie

Novel Pipelined Architecture for Efficient Evaluation of the Square Root Using a Modified Non-Restoring Algorithm

✍ Imtiaz Sajid; M. M. Ahmed; Sotirios G. Ziavras 📂 Article 📅 2010 🏛 Springer US 🌐 English ⚖ 533 KB

Reducing iteration time when result digi

Reducing iteration time when result digit is zero for radix 2 SRT division and square root with redundant remainders

✍ Montuschi, P.; Ciminiera, L. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 923 KB

A remark on “Reducing iteration time whe

A remark on “Reducing iteration time when result digit is zero for radix-2 SRT division and square root with redundant remainders”

✍ Montuschi, P.; Ciminiera, L. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 335 KB

Streamlining Digital Signal Processing (

Streamlining Digital Signal Processing (A Tricks of the Trade Guidebook) || Multiplier-Free Divide, Square Root, and Log Algorithms

✍ Lyons, Richard G. 📂 Article 📅 2012 🏛 John Wiley & Sons, Inc. 🌐 English ⚖ 145 KB

The practicing engineer's need for guidance on how to make DSP work led editor Richard Lyons to create his popular "DSP Tips & Tricks" column in IEEE Signal Processing Magazine. Now, Streamlining Digital Signal Processing collects those articles-each originally written by a different practicing