As digital logic designs grow larger and more complex, functional verification has become the number one bottleneck in the design process. Reducing verification time is crucial to project success, yet many practicing engineers have had little formal training in verification, and little exposure to t
Practical Formal Methods for Hardware Design
โ Scribed by Carlos Delgado Kloos, Werner Damm, Juan Goicolea (auth.), Carlos Delgado Kloos, Werner Damm (eds.)
- Publisher
- Springer-Verlag Berlin Heidelberg
- Year
- 1997
- Tongue
- English
- Leaves
- 303
- Series
- Research Reports Esprit
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
โฆ Synopsis
Formal methods for hardware design still find limited use in industry. Yet current practice has to change to cope with decreasing design times and increasing quality requirements. This research report presents results from the Esprit project FORMAT (formal methods in hardware verification) which involved the collaboration of the enterprises Siemens, Italtel, Telefonica I+D, TGI, and AHL, the research institute OFFIS, and the universities of Madrid and Passau. The work presented involves advanced specification languages for hardware design that are intuitive to the designer, like timing diagrams and state based languages, as well as their relation to VHDL and formal languages like temporal logic and a process-algebraic calculus. The results of experimental tests of the tools are also presented.
โฆ Table of Contents
Front Matter....Pages I-XIV
Introduction....Pages 1-4
Front Matter....Pages 5-5
Design Methodology for Complex VLSI Devices....Pages 7-22
Specification Languages....Pages 23-51
Verification Flow....Pages 52-80
Synthesis Flow....Pages 81-96
Front Matter....Pages 97-97
Application of a Formal Verification Toolset to the Design of Integrated Circuits in an Industrial Environment....Pages 99-131
Italtel Application of the FORMAT Design Flow....Pages 132-158
Siemens Industrial Experience....Pages 159-172
Front Matter....Pages 173-173
The FORMAT Model Checker....Pages 175-183
Reasoning....Pages 184-216
VHDL Formal Modeling and Analysis....Pages 217-228
Synthesis Techniques....Pages 229-265
Generating VHDL Code from LOTOS Descriptions....Pages 266-293
โฆ Subjects
Control Structures and Microprogramming; Input/Output and Data Communications; Logic Design; Logics and Meanings of Programs; Electronics and Microelectronics, Instrumentation
๐ SIMILAR VOLUMES
A Formal Approach to Hardware Design discusses designing computations to be realised by application specific hardware. It introduces a formal design approach based on a high-level design language called Synchronized Transitions. The models created using Synchronized Transitions enable the design
Das vorliegende Lehrbuch ist aus Vorlesungen des zweiten Autors entstanden. Es besch?ftigt sich in mathematisch pr?ziser Weise mit einem ganz und gar praktischen Thema, n?mlich dem Entwurf digitaler Hardware. Kapitel 1 enth?lt eine Diskussion mathematischer Grundbegriffe. In den Kapiteln 2 bis 4 wer
<p>Das vorliegende Lehrbuch beschรคftigt sich in mathematisch prรคziser Weise mit eiยญ nem ganz und gar praktischen Thema, nรคmlich dem Entwurf von Hardware. Kapitel 1 enthรคlt eine Diskussion mathematischer Grundbegriffe. In den Kapiteln 2 bis 4 werden die notwendigen theoretischen Grundlagen รผber Boole