✦ LIBER ✦

Power-Aware High-Level Synthesis With Clock Skew Management

✍ Scribed by Tung-Hua Yeh; Sying-Jyan Wang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Interconnect-aware low-power high-level

✍ Lin Zhong; Jha, N.K. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 1000 KB

Performance-driven high-level synthesis

✍ Sanghun Park; Kiyoung Choi 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 219 KB

A look-ahead synthesis technique with ba

✍ Xianwu Xing; Ching Chuen Jong 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 215 KB

A novel approach to high-level switching

✍ Lundberg, M.; Muhammad, K.; Roy, K.; Wilson, S.K. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 270 KB

[IEEE 2010 17th IEEE International Confe

✍ Lhairech-Lebreton, G.; Coussy, P.; Heller, D.; Martin, E. 📂 Article 📅 2010 🏛 IEEE ⚖ 864 KB

[IEEE 2010 23rd International Conference

✍ Ahuja, Sumit; Zhang, Wei; Lakshminarayana, Avinash; Shukla, Sandeep K. 📂 Article 📅 2010 🏛 IEEE ⚖ 177 KB