✦ LIBER ✦

Pipelined Architecture for Additive Range Reduction

✍ Scribed by Francisco J. Jaime; Julio Villalba; Javier Hormigo; Emilio L. Zapata

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Pipelined Architecture for Multi-String

✍ Derek Pao; Wei Lin; Bin Liu 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 116 KB

A pipelined architecture for the multidi

✍ Sungwook Yu; Swartzlander, E.E., Jr. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 174 KB

High-Speed Algorithms and Architectures

✍ Jaime, F.J.; Sánchez, M.A.; Hormigo, J.; Villalba, J.; Zapata, E.L. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 265 KB

Power-reduction techniques for CMOS pipe

✍ A. S. Gumenyuk; Yu. I. Bocharov 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 235 KB

Pipeline architectures for dynamic progr

✍ Gen-Huey Chen; Maw-Sheng Chern; Jin-Hwang Jang 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 421 KB

A pipelined computer architecture for un

✍ Michael Andrews; Daniel A. Eggerding 📂 Article 📅 1978 🏛 Elsevier Science 🌐 English ⚖ 691 KB