Performance analysis of BusNet protocol for backplane bus-based interprocessor communication

✍ Scribed by Minyoung Sung; Naehyuck Chang; Jinsung Cho; Heonshik Shin

• Publisher: Elsevier Science
• Year: 2001
• Tongue: English
• Weight: 407 KB
• Volume: 24
• Category: Article
• ISSN: 0140-3664
• DOI: 10.1016/s0140-3664(01)00298-5

✦ Synopsis

Nowadays, backplane bus-based multiprocessor systems often utilize the standard network protocol such as TCP/IP for communication between processors on the backplane bus. In such systems, it is common for the backplane bus to emulate the standard MAC protocols such as CSMA/CD. This paper aims to analyze the delay performance of the MAC emulation-based backplane network by constructing queueing models based on detailed bus operations. For this purpose, we choose BusNet as a target protocol. BusNet is an ANSI standard network protocol and its speci®cation contains basic operations commonly used in most backplane buses. We investigate the throughput-delay characteristics in terms of packet size, block transfer scale, and arbitration scheme. We also compare the packet delay in BusNet with the IEEE 802.3 CSMA/CD network which BusNet is expected to be compatible with. The simulation result shows how an optimal block transfer scale can be determined in respect of the performance trade-off between BusNet and other real-time traf®cs.