Pattern-based verification of connections to intellectual property cores
✍ Scribed by Ilia Polian; Wolfgang Günther; Bernd Becker
- Book ID
- 104305062
- Publisher
- Elsevier Science
- Year
- 2003
- Tongue
- English
- Weight
- 235 KB
- Volume
- 35
- Category
- Article
- ISSN
- 0167-9260
No coin nor oath required. For personal study only.
✦ Synopsis
Verification of designs containing pre-designed cores is a challenging topic in modern IC design, since traditional approaches generally do not use the information that parts of the design (like IP cores) are already verified. The port order fault model (POF) has recently been introduced for detecting design errors occurring during integration of a core into a system-on-chip or during test logic insertion. In this work, we generate verification patterns with 100% coverage of a sub-class of POF, called 2-POF. We provide theoretical arguments and experimental results backing the efficiency of these patterns also for detecting higher-order POFs. Moreover, verification pattern sets generated by our approach are more compact compared to the results published before.
📜 SIMILAR VOLUMES