✦ LIBER ✦

Parallel reconfigurable decoder architectures for rotation LDPC codes

✍ Scribed by Dong, Z.-J.; Feng, G.-Z.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Configurable LDPC Decoder Architectures

✍ Marjan Karkooti; Predrag Radosavljevic; Joseph R. Cavallaro 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 609 KB

Min-Sum Decoder Architectures With Reduc

✍ Daesun Oh; Parhi, K.K. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 897 KB

Reduced-Complexity Decoder Architecture

✍ Xinmiao Zhang; Fang Cai 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 590 KB

Mapping interleaving laws to parallel tu

✍ Tarable, A.; Benedetto, S.; Montorsi, G. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 218 KB

Efficient Shuffled Decoder Architecture

✍ Lin, Jun; Yan, Zhiyuan 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 728 KB

Decoder Design for RS-Based LDPC Codes

✍ Jin Sha; Jun Lin; Zhongfeng Wang; Li Li; Minglun Gao 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 509 KB