✦ LIBER ✦

Oversampling ΣΔ Analog-to-Digital Converters Modeling Based on VHDL

✍ Scribed by Robert Baraniecki; Przemysław Dabrowski; Konrad Hejn

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fault Sensitivity and Tolerance of Succe

✍ Mandeep Singh; Israel Koren 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 148 KB

An 8-GHz continuous-time Σ-Δ analog-digi

✍ Krishnan, S.; Scott, D.; Griffith, Z.; Urteaga, M.; Yun Wei; Parthasarathy, N.; 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 511 KB

Postcorrection of Pipelined Analog–Digit

✍ Medawar, S.; Handel, P.; Bjorsell, N.; Jansson, M. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 448 KB

A second-order multi-bit ΣΔ modulator wi

✍ Andrea Fornasari; Fausto Borghetti; Piero Malcovati; Franco Maloberti 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 828 KB

Analog-to-Digital Conversion Based on a

✍ Vandeursen, J. M.; Peperstraete, J. A. 📂 Article 📅 1979 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 783 KB

Two bit optical analog-to-digital conver

✍ Miao, Binglin; Chen, Caihua; Sharkway, Ahmed; Shi, Shouyuan; Prather, Dennis W. 📂 Article 📅 2006 🏛 Optical Society of America 🌐 English ⚖ 588 KB