✦ LIBER ✦

Optimisation technique in delay-equaliser design by digital computer

✍ Scribed by Rakovich, B.D.

Book ID: 126495109
Publisher: The Institution of Electrical Engineers
Year: 1968
Tongue: English
Weight: 570 KB
Volume: 4
Category: Article
ISSN: 0013-5194
DOI: 10.1049/el:19680096

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Harmonic array design: technique for eff

Harmonic array design: technique for efficient non-periodic array optimisation in digital sonar beamforming

✍ Wilson, M.J.; McHugh, R. 📂 Article 📅 2006 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 153 KB

Application of genetic algorithm in comp

Application of genetic algorithm in computing the tradeoffs between power consumption versus delay in digital integrated circuit design

✍ J. Sosa; Juan A. Montiel-Nelson; Saeid Nooshabadi 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 842 KB

This paper presents a novel methodology to obtain the entire power consumption versus delay tradeoff curve for the critical paths of a combinational logic circuit in a very efficient way using the genetic algorithm (GA). In order to evaluate the proposed algorithm the most representative set of two-

[Communications in Computer and Informat

[Communications in Computer and Information Science] Computing and Intelligent Systems Volume 234 || Digital Circuit Design and Simulation of a New Time-Delay Hyperchaotic System

✍ Wu, Yanwen 📂 Article 📅 2011 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 549 KB

This six-volume-set (CCIS 231, 232, 233, 234, 235, 236) constitutes the refereed proceedings of the International Conference on Computing, Information and Control, ICCIC 2011, held in Wuhan, China, in September 2011. The papers are organized in two volumes on Innovative Computing and Information (CC

Instrument design is dependent on materi

Instrument design is dependent on materials, techniques, and fabrication methods . . . Delays noted in order fulfillment by equipment manufacturers

✍ Müller, Ralph H. 📂 Article 📅 1962 🏛 American Chemical Society 🌐 English ⚖ 681 KB

[IEEE Comput. Soc. Press 1992 IEEE Inter

[IEEE Comput. Soc. Press 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors - Cambridge, MA, USA (11-14 Oct. 1992)] Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors - Design of robust-path-delay-fault-testable combinational circuits by Boolean space expansion

✍ Xie, X.; Albicki, A.; Krasniewski, A. 📂 Article 📅 1992 🏛 IEEE Comput. Soc. Press ⚖ 416 KB

[IEEE Comput. Soc. Press IEEE Internatio

[IEEE Comput. Soc. Press IEEE International Conference on Computer Design: VLSI in Computers and Processors - Cambridge, MA, USA (14-16 Oct. 1991)] [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors - Synthesis of delay-insensitive circuits by refinement into atomic threads

✍ Li, H.F.; Leung, S.C.; Lam, P.N. 📂 Article 📅 1991 🏛 IEEE Comput. Soc. Press ⚖ 560 KB