✦ LIBER ✦
On the relation between bit delay for slot reuse and the number of address bits in the dual-bus configuration
✍ Scribed by Sharon, O.
- Book ID
- 114541161
- Publisher
- IEEE
- Year
- 1999
- Tongue
- English
- Weight
- 269 KB
- Volume
- 45
- Category
- Article
- ISSN
- 0018-9448
No coin nor oath required. For personal study only.