✦ LIBER ✦

On retiming for FPGA logic module minimization

✍ Scribed by Y.P. Chen; D.F. Wong

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

ALMmap: Technology Mapping for FPGAs Wit

✍ Yu-Yi Liang; Tien-Yu Kuo; Shao-Huan Wang; Wai-Kei Mak 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 106 KB

Methods of choosing universal logic modu

✍ V. A. Bespalov; A. L. Glebov; N. A. Kononov; D. Yu. Nemchin 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 438 KB

Incremental min-period retiming algorith

✍ Yanan Hao 郝亚男, Haigang Yang 杨海钢, Xiuhai Cui 崔秀海, Yitao Tan 谭宜涛, Baozhu Lu 路宝珠 📂 Article 📅 2012 🏛 Tianjin University 🌐 Chinese ⚖ 661 KB

A method for minimization design of two-

✍ Wenbin Jiang 📂 Article 📅 1994 🏛 Springer 🌐 English ⚖ 266 KB

On optimal board-level routing for FPGA-

✍ Wai-Kei Mak; Wong, D.F. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 260 KB

Notes on “Complexity of the lookup-table

✍ Shujian Zhang; Miller, D.M.; Muzio, J.C. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 95 KB