✦ LIBER ✦
Novel Nonvolatile L1/L2/L3 Cache Memory Hierarchy Using Nonvolatile-SRAM With Voltage-Induced Magnetization Switching and Ultra Low-Write-Energy MTJ
✍ Scribed by Fujita, Shinobu; Noguchi, H.; Nomura, K.; Abe, K.; Kitagawa, E.; Shimomura, N.; Ito, J.
- Book ID
- 121668646
- Publisher
- IEEE
- Year
- 2013
- Tongue
- English
- Weight
- 452 KB
- Volume
- 49
- Category
- Article
- ISSN
- 0018-9464
No coin nor oath required. For personal study only.