✦ LIBER ✦

New VLSI systolic array design for real-time digital signal processing

✍ Scribed by Haiyan Lin

Book ID: 114614039
Publisher: IEEE
Year: 1986
Weight: 291 KB
Volume: 33
Category: Article
ISSN: 0098-4094
DOI: 10.1109/tcs.1986.1085962

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI systolic multiplier and adder for d

VLSI systolic multiplier and adder for digital signal processing

✍ Shin-Wen Lee; Wen-Shing Hsu 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 471 KB

An efficient two's complement systolic m

An efficient two's complement systolic multiplier for real-time digital signal processing

✍ Roy, R.; Bayoumi, M.A. 📂 Article 📅 1989 🏛 IEEE ⚖ 551 KB

Real-time signal processing for high-den

Real-time signal processing for high-density microelectrode array systems

✍ K. Imfeld; A. Maccione; M. Gandolfo; S. Martinoia; P.-A. Farine; M. Koudelka-Hep 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 517 KB

## Abstract The microelectrode array (MEA) technology is continuously progressing towards higher integration of an increasing number of electrodes. The ensuing data streams that can be of several hundreds or thousands of Megabits/s require the implementation of new signal processing and data handli

Rapid prototyping system for teaching re

Rapid prototyping system for teaching real-time digital signal processing

✍ Woon-Seng Gan; Yong-Kim Chong; Gong, W.; Wei-Tong Tan 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 426 KB

Real-time digital signal processing for

Real-time digital signal processing for live electro-optic imaging

✍ Sasagawa, Kiyotaka; Kanno, Atsushi; Tsuchiya, Masahiro 📂 Article 📅 2009 🏛 Optical Society of America 🌐 English ⚖ 541 KB

A Framework for Teaching Real-Time Digit

A Framework for Teaching Real-Time Digital Signal Processing With Field-Programmable Gate Arrays

✍ Hall, T.S.; Anderson, D.V. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 563 KB