✦ LIBER ✦

Near-optimal PLL design for decision-feedback carrier and timing recovery

✍ Scribed by Yaniv, O.; Raphaeli, D.

Book ID: 114558310
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 311 KB
Volume: 49
Category: Article
ISSN: 0090-6778
DOI: 10.1109/26.950353

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Combining Decision-Feedback Equalization

Combining Decision-Feedback Equalization and Carrier Recovery for Two-Dimensional Signal Constellations

✍ Stark, A.; Raphaeli, D. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 275 KB

Optimal user ordering and time labeling

Optimal user ordering and time labeling for ideal decision feedback detection in asynchronous CDMA

✍ Jie Luo; Pattipati, K.R.; Willett, P.K.; Hasegawa, F. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 397 KB

Optimal design of an all-digital chip ti

Optimal design of an all-digital chip timing recovery loop for direct-sequence spread-spectrum systems

✍ Hasson, Jaime ;Bobrovsky, Ben Zion 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 198 KB

Noncoherent digital delay lock loops (DDLL) are suited for chip timing synchronisation in band-limited direct-sequence spread-spectrum (DSSS) demodulators. The diffusion approximation and the singular perturbation method are used in this paper to calculate the mean time to lose lock (MTLL) of the DD

[IEEE 44th IEEE Conference on Decision a

[IEEE 44th IEEE Conference on Decision and Control - Seville, Spain (12-15 Dec. 2005)] Proceedings of the 44th IEEE Conference on Decision and Control - Iterative Feedback Tuning for robust controller design and optimization

✍ Prochazka, H.; Gevers, M.; Anderson, B.D.O.; Ferrera, C. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 176 KB

[IEEE 10th Euromicro Conference on Digit

[IEEE 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007) - Lubeck, Germany (2007.08.29-2007.08.31)] 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007) - An efficient and optimized FPGA Feedback M-PSK Symbol Timing Recovery Architecture based on the Gardner Timing Error Detector

✍ Sciagura, Emanuele; Zicari, Paolo; Perri, Stefania; Corsonello, Pasquale 📂 Article 📅 2007 🏛 IEEE ⚖ 396 KB

[IEEE Tenth IEEE Workshop on Statistical

[IEEE Tenth IEEE Workshop on Statistical Signal and Array Processing - Pocono Manor, PA, USA (14-16 Aug. 2000)] Proceedings of the Tenth IEEE Workshop on Statistical Signal and Array Processing (Cat. No.00TH8496) - NDA PLL design for carrier phase recovery of QPSK/TDMA bursts without preamble

✍ Junghoon Lee, 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 298 KB