𝔖 Bobbio Scriptorium

✦ LIBER ✦

Multiple-valued radix-2 signed-digit arithmetic circuits for high-performance VLSI systems

✍ Scribed by Kawahito, S.; Kameyama, M.; Higuchi, T.

Book ID: 119774495
Publisher: IEEE
Year: 1990
Tongue: English
Weight: 711 KB
Volume: 25
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.50294

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of VLSI-oriented radix-4 signed-d

Design of VLSI-oriented radix-4 signed-digit arithmetic circuits using multiple-valued logic

✍ Shoji Kawahito; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 833 KB

High-performance VLSI architecture suita

High-performance VLSI architecture suitable for control systems for state-space digital filters using distributed arithmetic

✍ Yoshitaka Tsunekawa; Mamoru Miura 📂 Article 📅 1995 🏛 John Wiley and Sons 🌐 English ⚖ 629 KB

[IEEE ISCAS'99. 1999 IEEE International

[IEEE ISCAS'99. 1999 IEEE International Symposium on Circuits and Systems. VLSI - Orlando, FL, USA (30 May-2 June 1999)] ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349) - Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis

✍ Sun, L.; Lepley, T.; Nozahic, F.; Bellissant, A.; Kwasniewski, T.; Heim, B. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 357 KB

[IEEE ISCAS'99. 1999 IEEE International

[IEEE ISCAS'99. 1999 IEEE International Symposium on Circuits and Systems. VLSI - Orlando, FL, USA (30 May-2 June 1999)] ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349) - Design considerations for high performance very low frequency filters

✍ Silva-Martinez, J.; Solis-Bustos, S. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 320 KB

[IEEE 2006 IEEE International Symposium

[IEEE 2006 IEEE International Symposium on Circuits and Systems - Island of Kos, Greece (21-24 May 2006)] 2006 IEEE International Symposium on Circuits and Systems - A Digitally Calibrated R-2R Ladder Architecture for High Performance Digital-to-Analog Converters

✍ Karadimas, D.S.; Mavridis, D.N.; Efstathiou, K.A. 📂 Article 📅 2006 🏛 IEEE ⚖ 416 KB