✦ LIBER ✦

Multi-Level modeling and access control for data sharing in collaborative design

✍ Scribed by Taeseong Kim; Christopher D. Cera; William C. Regli; Hyunseung Choo; JungHyun Han

Book ID: 108051111
Publisher: Elsevier Science
Year: 2006
Tongue: English
Weight: 729 KB
Volume: 20
Category: Article
ISSN: 1474-0346
DOI: 10.1016/j.aei.2005.05.016

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Multi-level design model and genetic alg

Multi-level design model and genetic algorithm for structural control system optimization

✍ Q. S. Li; D. K. Liu; N. Zhang; C. M. Tam; L. F. Yang 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 162 KB

Data exchange and multi-layered architec

Data exchange and multi-layered architecture for a collaborative design process in virtual environments

✍ Monica Bordegoni; Francesco Ferrise; Marco Ambrogio; Francesco Caruso; Fabio Bru 📂 Article 📅 2010 🏛 Springer-Verlag 🌐 English ⚖ 824 KB

Power Control Using Two-Level Channel In

Power Control Using Two-Level Channel Inversion for Data Traffic in a Cellular CDMA System: Performance and Optimal Design

✍ Ling Ding; James S. Lehnert 📂 Article 📅 2000 🏛 Springer 🌐 English ⚖ 255 KB

[IEEE 2008 11th Workshop on Control and

[IEEE 2008 11th Workshop on Control and Modeling for Power Electronics (COMPEL) - Zurich, Switzerland (2008.08.17-2008.08.20)] 2008 11th Workshop on Control and Modeling for Power Electronics - Non-droop methods for context-sensitive sharing in multi-module switching converters

✍ Krein, Philip T.; Kimball, Jonathan W.; Kuhn, Brian T. 📂 Article 📅 2008 🏛 IEEE ⚖ 342 KB

[Lecture Notes in Computer Science] Inte

[Lecture Notes in Computer Science] Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation || Software Simultaneous Multi-Threading, a Technique to Exploit Task-Level Parallelism to Improve Instruction- and Data-Level Parallelism

✍ Vounckx, Johan; Azemard, Nadine; Maurine, Philippe 📂 Article 📅 2006 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 784 KB

This book constitutes the refereed proceedings of the 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006. The book presents 41 revised full papers and 23 revised poster papers together with 4 key notes and 3 industrial abstracts. Topical sections inclu