✦ LIBER ✦

Modular multicast ATM switching architecture

✍ Scribed by Ji-Horng Liaw; Cheng-Ming Weng

Publisher: Elsevier Science
Year: 1995
Tongue: English
Weight: 773 KB
Volume: 18
Category: Article
ISSN: 0140-3664
DOI: 10.1016/0140-3664(96)81591-x

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A crossbar ATM switch for multicast traf

A crossbar ATM switch for multicast traffic

✍ Makoto Sakuta; Satoshi Hiyama; Yoshiyuki Nishino; Iwao Sasase 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 199 KB

Fault tolerance in Clos–Knockout multica

Fault tolerance in Clos–Knockout multicast ATM switch

✍ K. S. Chan; Sammy Chan; K. T. Ko 📂 Article 📅 2002 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

Scheduling multicast traffic in input-bu

Scheduling multicast traffic in input-buffered ATM switch

✍ Derek C.W Pao 📂 Article 📅 2001 🏛 Elsevier Science 🌐 English ⚖ 247 KB

Performance of an input-buffered ATM switch is limited by the head-of-line (HOL) blocking problem. HOL blocking is even more pronounced in multicast switch where cells compete for multiple outputs simultaneously. Previous studies in input-buffered unicast switch have shown that HOL blocking can only

ATM multicast switch with separate route

ATM multicast switch with separate routes for unicast cells and multicast cells

✍ Toshiki Endo; Masaki Umayabashi; Shigeki Shiokawa; Iwao Sasase 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 212 KB 👁 1 views

An ATM multicast switch with separate routes for unicast and multicast cells is proposed. At the dividing controller, unicast cells are routed to the shared buffer, whereas multicast cells are sent to the input buffer of the copy network. Both cells are sent by separate routes to the gathering contr

Analysis of multicast ATM switching netw

Analysis of multicast ATM switching networks using CRWR scheme

✍ Yijun Xiong; Lorne Mason 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 402 KB

## Ž . A large multicast ATM switch with external structure of output queueing and internal structure of buffered MINs Ž . Ž . multistage interconnection networks is considered in the paper, where the buffered MIN also called switching network is Ž . composed of switching elements with shared buff

Scalable call processing architectures f

Scalable call processing architectures for ATM switches

✍ Xiaoqiang Chen 📂 Article 📅 2002 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 150 KB