๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Microcontroller compatible clock chip design using field programmable gate array

โœ Scribed by Noore, A.


Book ID
117871696
Publisher
IEEE
Year
1991
Tongue
English
Weight
605 KB
Volume
37
Category
Article
ISSN
0098-3063

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


Design of a field programmable gate arra
โœ J. Carletta; G. Giakos; N. Patnekar; L. Fraiwan; F. Krach ๐Ÿ“‚ Article ๐Ÿ“… 2004 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 324 KB

In this study, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements wavelet transform algorithms for real-time signal de-noising of optical imaging signals is presented. The proposed digital hardware de-noising platform can achieve a throughp