๐”– Scriptorium
โœฆ   LIBER   โœฆ

๐Ÿ“

Metamodeling-Driven IP Reuse for SoC Integration and Microprocessor Design

โœ Scribed by Deepak A. Mathaikutty, Sandeep K. Shukla


Publisher
Artech House
Year
2009
Tongue
English
Leaves
311
Edition
1
Category
Library

โฌ‡  Acquire This Volume

No coin nor oath required. For personal study only.

โœฆ Synopsis


This cutting-edge resource offers electrical/computer engineers an in-depth understanding of metamodeling approaches for the reuse of intellectual properties (IPs) in the form of design or verification components. The book covers the essential issues associated with fast and effective integration of reusable design components into a system-on-a-chip (SoC) to achieve faster design turn-around time. Moreover, it addresses key factors related to the use of reusable verification IPs for a 'write once, use many times' verification strategy - another effective approach that can attain a faster product design cycle.


๐Ÿ“œ SIMILAR VOLUMES


XML for Data Architects: Designing for R
โœ James Bean ๐Ÿ“‚ Library ๐Ÿ“… 2003 ๐Ÿ› Morgan Kaufmann ๐ŸŒ English

XML is a tremendous enabler for platform agnostic data and metadata exchanges. However, there are no clear processes and techniques specifically focused on the engineering of XML structures to support reuse and integration simplicity, which are of particular importance in the age of application inte

Interconnect-Centric Design for Advanced
โœ Jari Nurmi, H. Tenhunen, J. Isoaho, A. Jantsch ๐Ÿ“‚ Library ๐Ÿ“… 2004 ๐Ÿ› Springer ๐ŸŒ English

In Interconnect-centric Design for Advanced SoC and NoC, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric design in system-on-chip

Interconnect-Centric Design for Advanced
โœ Jan M. Rabaey (auth.), Jari Nurmi, Hannu Tenhunen, Jouni Isoaho, Axel Jantsch (e ๐Ÿ“‚ Library ๐Ÿ“… 2005 ๐Ÿ› Springer US ๐ŸŒ English

<p>In <STRONG>Interconnect-centric Design for Advanced SoC and NoC</STRONG>, we have tried to create a comprehensive understanding about on-chip interconnect characteristics, design methodologies, layered views on different abstraction levels and finally about applying the interconnect-centric desig