✦ LIBER ✦

Memory requirements for the hardware implementation of decimators

✍ Scribed by Bertrand, J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Hardware-Efficient Implementation of Hal

✍ Jorgensen, I. H. H.; Pracny, P.; Bruun, E. 📂 Article 📅 2013 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 359 KB

Systolic implementation of FIR decimator

✍ Abdel-Raheem, E.; El-Guibaly, F.; Antoniou, A. 📂 Article 📅 1994 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 274 KB

A survey of hardware designs for decimal

✍ Wang, L.-K.; Erle, M. A.; Tsen, C.; Schwarz, E. M.; Schulte, M. J. 📂 Article 📅 2010 🏛 IBM 🌐 English ⚖ 837 KB

Hardware requirements for neural network

✍ Boser, B.E.; Sackinger, E.; Bromley, J.; leCun, Y.; Jackel, L.D. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 774 KB

Design and hardware implementation of a

✍ Hashemian, R. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 705 KB

HARDWARE IMPLEMENTATION OF FUZZY REPLACE

✍ HOSSAIN, ASHFAQ; MANZOUL, MAHMOUD A. 📂 Article 📅 1993 🏛 Taylor and Francis Group 🌐 English ⚖ 271 KB