𝔖 Bobbio Scriptorium

✦ LIBER ✦

Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems

✍ Scribed by Wilhelm, R.; Grund, D.; Reineke, J.; Schlickling, M.; Pister, M.; Ferdinand, C.

Book ID: 117908197
Publisher: IEEE
Year: 2009
Tongue: English
Weight: 425 KB
Volume: 28
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2009.2013287

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power and real-time address translat

Low-power and real-time address translation through arithmetic operations for virtual memory support in embedded systems

✍ Zhou, X.; Petrov, P. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 300 KB

[IEEE International Workshop on Innovati

[IEEE International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06) - Kohala Coast, HI, USA (2006.01.23-2006.01.25)] International Workshop on Innovative Architecture for Future Generation High Performance Processors and Systems (IWIA'06) - Compilation for Delay Impact Minimization in VLIW Embedded Systems

✍ Ayala, Jose; Atienza, David; Raghavan, Praveen; Lopez-Vallejo, Marisa; Catthoor, 📂 Article 📅 2006 🏛 IEEE ⚖ 364 KB