✦ LIBER ✦

Low-voltage circuits building blocks using multiple-input floating-gate transistors

✍ Scribed by Ramirez-Angulo, J.; Choi, S.C.; Gonzalez-Altamirano, G.

Book ID: 121202044
Publisher: IEEE
Year: 1995
Tongue: English
Weight: 465 KB
Volume: 42
Category: Article
ISSN: 1057-7122
DOI: 10.1109/81.477210

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low Voltage Class AB Output Stage for CM

Low Voltage Class AB Output Stage for CMOS Op-Amps Using Multiple Input Floating Gate Transistors

✍ R.G. Carvajal; A. Torralba; J. Tombs; F. Muñoz; J. Ramírez-Angulo 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 141 KB

Dual-control-gate floating gate transist

Dual-control-gate floating gate transistor: a building block for circuit design

✍ Marzaki, A.; Bidal, V.; Laffont, R.; Rahajandraibe, W.; Portal, J.-M.; Bouchakou 📂 Article 📅 2011 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 214 KB

Design of Voltage-Mode and Current-Mode

Design of Voltage-Mode and Current-Mode Computational Circuits Using Floating-Gate MOS Transistors

✍ Vlassis, S.; Siskos, S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 442 KB

Low-voltage CMOS op-amp with rail-to-rai

Low-voltage CMOS op-amp with rail-to-rail input and output signal swing for continuous-time signal processing using multiple-input floating-gate transistors

✍ Ramirez-Angulo, J.; Carvajal, R.G.; Tombs, J.; Torralba, A. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 203 KB

A new family of very low-voltage analog

A new family of very low-voltage analog circuits based on quasi-floating-gate transistors

✍ Ramirez-Angulo, J.; Urquidi, C.A.; Gonzalez-Carvajal, R.; Torralba, A.; Lopez-Ma 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 511 KB

Quaternary to binary bit conversion CMOS

Quaternary to binary bit conversion CMOS integrated circuit design using multiple-input floating gate MOSFETS

✍ A. Srivastava; H.N. Venkata 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 409 KB

Multiple-input floating gate MOSFETs and floating gate potential diagrams have been used for the conversion of quaternary-valued input into corresponding binary output in CMOS integrated circuit design environments. The method is demonstrated through the design of a circuit for conversion of quatern