✦ LIBER ✦

Low-Power, Low-Complexity Bit-Serial VLSI Architecture for 1D Discrete Wavelet Transform

✍ Scribed by Taegeun Park; Juyoung Kim; Junrye Rho

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A bit-serial VLSI architecture for the 2

✍ Anna Tatsaki; Costas Goutis 📂 Article 📅 1994 🏛 Elsevier Science ⚖ 887 KB

Scalable low-complexity B-spline discret

✍ Martina, M.; Masera, G.; Piccinini, G. 📂 Article 📅 2010 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 358 KB

Low power VLSI architectures for one bit

✍ Chatterjee, S.K.; Chakrabarti, I. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 203 KB

Low-power and high-speed VLSI architectu

✍ Xuguang Lan; Nanning Zheng; Yuehu Liu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 434 KB

A Pipeline VLSI Architecture for High-Sp

✍ Chengjun Zhang; Chunyan Wang; Ahmad, M.O. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 619 KB

Real-time and low-power processing of 3D

✍ Sergio Saponara 📂 Article 📅 2010 🏛 Springer-Verlag 🌐 English ⚖ 742 KB