✦ LIBER ✦

Low-power FPGA using partially low swing routing architecture

✍ Scribed by Yohei Matsumoto; Akira Masaki

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Routing Approach to Reduce Glitches in

✍ Quang Dinh; Deming Chen; Wong, M.D.F. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 287 KB

Low Power Pipelined Dwt-Idwt Architectur

✍ Veena M.B; M.N. Shanmukha Swamy 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 441 KB

Low-Power Scan Testing for Test Data Com

✍ Dong Xiang; Dianwei Hu; Qiang Xu; Orailoglu, A. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 223 KB

Sub-1-V swing internal bus architecture

✍ Nakagome, Y.; Itoh, K.; Isoda, M.; Takeuchi, K.; Aoki, M. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 686 KB

Low-power SRAM design using half-swing p

✍ Mai, K.W.; Mori, T.; Amrutur, B.S.; Ho, R.; Wilburn, B.; Horowitz, M.A.; Fukushi 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 258 KB

LOPASS: A Low-Power Architectural Synthe

✍ Deming Chen; Cong, J.; Yiping Fan; Lu Wan 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 594 KB