✦ LIBER ✦

Low power flip-flop design based on PAL-2N structure

✍ Scribed by K.W. Ng; K.T. Lau

Book ID: 108361720
Publisher: Elsevier Science
Year: 2000
Tongue: English
Weight: 151 KB
Volume: 31
Category: Article
ISSN: 0026-2692
DOI: 10.1016/s0026-2692(99)00097-x

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low voltage adiabatic flip-flops based o

Low voltage adiabatic flip-flops based on power-gating CPAL circuits

✍ Jianhui Lin; Jianping Hu; Qi Chen 📂 Article 📅 2011 🏛 Elsevier 🌐 English ⚖ 366 KB

A New Low Leakage Power Flip-Flop Based

A New Low Leakage Power Flip-Flop Based on Ratioed Latches with Power Gating

✍ Xiaoying Yu; Jianping Hu 📂 Article 📅 2011 🏛 Elsevier ⚖ 425 KB

[IEEE 2011 International Symposium on Lo

[IEEE 2011 International Symposium on Low Power Electronics and Design (ISLPED) - Fukuoka, Japan (2011.08.1-2011.08.3)] IEEE/ACM International Symposium on Low Power Electronics and Design - 12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2V to 310mV enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics

✍ Fuketa, Hiroshi; Hirairi, Koji; Yasufuku, Tadashi; Takamiya, Makoto; Nomura, Mas 📂 Article 📅 2011 🏛 IEEE ⚖ 851 KB

[ACM ISLPED'01: Proceedings of the 2001

[ACM ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design - Huntington Beach, CA, USA (6-7 Aug. 2001)] ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581) - Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors

✍ Tschanz, J.; Narendra, S.; Zhanping Chen, ; Borkar, S.; Sachdev, M.; Vivek De, 📂 Article 📅 2001 🏛 ACM 🌐 English ⚖ 522 KB

Sponsored By Acm/sigda And Ieee Circuits And Systems Society ; With Technical Co-sponsorship From The Ieee Solid-state Circuits Society And The Ieee Electron Devices Society. Acm Order Number 477014--t.p. Verso. Ieee Catalog No. 01th8581--t.p. Verso. Includes Bibliographical References And Author In

[IEEE 2008 2nd International Conference

[IEEE 2008 2nd International Conference on Signals, Circuits and Systems (SCS) - Nabeul, Tunisia (2008.11.7-2008.11.9)] 2008 2nd International Conference on Signals, Circuits and Systems - Timing characterization and layout of a low power differential C2MOS flip flop in 0.35μm technology

✍ Dendouga, A.; Bouguechal, N.; Barra, S.; Manck, O. 📂 Article 📅 2008 🏛 IEEE ⚖ 265 KB

[IEEE ISCAS '98 1998 IEEE International

[IEEE ISCAS '98 1998 IEEE International Symposium on Circuits and Systems - Monterey, CA, USA (31 May-3 June 1998)] ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187) - A pulse-triggered TSPC flip-flop for high-speed low-power VLSI design applications

✍ Jinn-Shyan Wang, ; Po-Hui Yang, 📂 Article 📅 1998 🏛 IEEE ⚖ 419 KB