𝔖 Bobbio Scriptorium

✦ LIBER ✦

Low-jitter PLL based on symmetric phase-frequency detector technique

✍ Scribed by Chen Yingmei; Wang Zhigong; Zhang Li

Book ID: 106342625
Publisher: Springer
Year: 2009
Tongue: English
Weight: 672 KB
Volume: 62
Category: Article
ISSN: 0925-1030
DOI: 10.1007/s10470-009-9326-6

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Midwest Symposium on Circuits and

[IEEE Midwest Symposium on Circuits and Systems - Tulsa, OK, USA (4-7 Aug. 2002)] The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002. - Jitter analysis of a PLL-based CDR with a bang-bang phase detector

✍ Ramezani, M.; Andre, C.; Salama, T. 📂 Article 📅 2002 🏛 IEEE ⚖ 231 KB

[IEEE Fifth IEEE International Caracas C

[IEEE Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004. - Punta Cana, Dominican Republic (November 3-5,2004)] Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004. - Design and simulation difference types CMOS phase frequency detector for high speed and low jitter PLL

✍ Arshak, K.; Abubaker, O.; Jafer, E. 📂 Article 📅 2004 🏛 IEEE ⚖ 466 KB

[IEEE 2009 16th IEEE International Confe

[IEEE 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009) - Yasmine Hammamet, Tunisia (2009.12.13-2009.12.16)] 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009) - Low phase-noise VCO utilizing NMOS symmetric load for Frequency-based Delta-Sigma Modulators

✍ Cao, Tuan Vu; Wisland, Dag T.; Lande, Tor Sverre; Moradi, Farshad 📂 Article 📅 2009 🏛 IEEE ⚖ 530 KB