๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Logic simulation using interactive hardware

โœ Scribed by L.C. Tong; S.F. Gourley

Publisher
Elsevier Science
Year
1977
Tongue
English
Weight
412 KB
Volume
9
Category
Article
ISSN
0010-4485

No coin nor oath required. For personal study only.

โœฆ Synopsis

A technique for improving the performance of a gate-level logic simulator through the use of interactive hardware is described. This technique not only reduces the program run-time and Increases the gate capacity of the simulator, but also enables the same simulator to be used directly for on-line logic circuit testing. The simulator and interactive hardware were designed and implemented on a PDPI 1/20 computer.

๐Ÿ“œ SIMILAR VOLUMES

Gaelic logic simulator: an interactive C
Gaelic logic simulator: an interactive CAD tool
โœ G. Russell ๐Ÿ“‚ Article ๐Ÿ“… 1980 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 350 KB

The use of digital logic simulation in the design of integrated circuits has long been established. In this role, however, simulation in general has remained a non-interactive CAD tool. In an attempt to alter this situation a simulator has been developed which will permit the designer to interact wi

Visual interactive meta-simulation using
Visual interactive meta-simulation using neural networks
โœ Robert D. Hurrion ๐Ÿ“‚ Article ๐Ÿ“… 1998 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 347 KB

This paper proposes the technique of visual interactive meta-simulation. Results from a previously validated visual interactive simulation model are fed to a neural network. After training, the neural network becomes a metamodel of the original system which then allows real time management interacti