✦ LIBER ✦

[Lecture Notes in Computer Science] High Performance Embedded Architectures and Compilers Volume 5409 || A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip

✍ Scribed by Seznec, André; Emer, Joel; O’Boyle, Michael; Martonosi, Margaret; Ungerer, Theo

Book ID: 120614046
Publisher: Springer Berlin Heidelberg
Year: 2009
Weight: 461 KB
Category: Article
ISBN: 3540929908
DOI: 10.1007/978-3-540-92990-1_20

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[Lecture Notes in Computer Science] High

[Lecture Notes in Computer Science] High Performance Embedded Architectures and Compilers Volume 5409 || Parallel H.264 Decoding on an Embedded Multicore Processor

✍ Seznec, André; Emer, Joel; O’Boyle, Michael; Martonosi, Margaret; Ungerer, Theo 📂 Article 📅 2009 🏛 Springer Berlin Heidelberg 🌐 German ⚖ 505 KB

This Book Constitutes The Refereed Proceedings Of The Fourth International Conference On High Performance Embedded Architectures And Compilers, Hipeac 2009, Held In Paphos, Cyprus, In January 2009. The 27 Revised Full Papers Presented Together With 2 Invited Keynote Paper Were Carefully Reviewed And

[Lecture Notes in Computer Science] Tran

[Lecture Notes in Computer Science] Transactions on High-Performance Embedded Architectures and Compilers III Volume 6590 || Power-Aware Dynamic Cache Partitioning for CMPs

✍ Stenström, Per 📂 Article 📅 2011 🏛 Springer Berlin Heidelberg ⚖ 377 KB

[Lecture Notes in Computer Science] High

[Lecture Notes in Computer Science] High Performance Embedded Architectures and Compilers Volume 4917 || Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions

✍ Stenström, Per; Dubois, Michel; Katevenis, Manolis; Gupta, Rajiv; Ungerer, Theo 📂 Article 📅 2008 🏛 Springer Berlin Heidelberg ⚖ 495 KB

[Lecture Notes in Computer Science] Tran

[Lecture Notes in Computer Science] Transactions on High-Performance Embedded Architectures and Compilers IV Volume 6760 || A Cost Model for Partial Dynamic Reconfiguration

✍ Stenström, Per 📂 Article 📅 2011 🏛 Springer Berlin Heidelberg ⚖ 312 KB

[Lecture Notes in Computer Science] Tran

[Lecture Notes in Computer Science] Transactions on High-Performance Embedded Architectures and Compilers I Volume 4050 || Dynamic and On-Line Design Space Exploration for Reconfigurable Architectures

✍ Stenström, Per 📂 Article 📅 2007 🏛 Springer Berlin Heidelberg ⚖ 336 KB

[Lecture Notes in Computer Science] Lang

[Lecture Notes in Computer Science] Languages, Compilers, and Tools for Embedded Systems Volume 1985 || A Power Efficient Cache Structure for Embedded Processors Based on the Dual Cache Structure

✍ Davidson, Jack; Min, Sang Lyul 📂 Article 📅 2001 🏛 Springer Berlin Heidelberg ⚖ 463 KB