✦ LIBER ✦

Jitter optimization based on phase-locked loop design parameters

✍ Scribed by Mansuri, M.; Chih-Kong Ken

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The design of an All-Digital Phase-Locke

✍ Xiaoying Deng; Jun Yang; Longxing Shi; Xin Chen 📂 Article 📅 2008 🏛 SP Science Press 🌐 English ⚖ 452 KB

A low-noise phase-locked loop design by

✍ Kyoohyun Lim; Chan-Hong Park; Dal-Soo Kim; Beomsup Kim 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 360 KB

A Design Procedure for All-Digital Phase

✍ Kratyuk, Volodymyr ;Hanumolu, Pavan Kumar ;Moon, Un-Ku ;Mayaram, Kartikeya 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 175 KB

On Optimal Signals for Phase-Locked Loop

✍ Layland, J. 📂 Article 📅 1969 🏛 IEEE 🌐 English ⚖ 455 KB

Methodology for on-chip adaptive jitter

✍ Mansuri, M.; Hadiashar, A.; Chih-Kong Ken Yang 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 997 KB

Phase-locked loop system based on the di

✍ A. A. Loginov, D. S. Marychev, O. A. Morozov, S. L. Khmelev 📂 Article 📅 2012 🏛 SP MAIK Nauka/Interperiodica 🌐 English ⚖ 310 KB