✦ LIBER ✦

Issues and strategies for the physical design of system-on-a-chip ASICs

✍ Scribed by T. R. Bednar; P. H. Buffet; R. J. Darden; S. W. Gould; P. S. Zuchowski

Book ID: 126597053
Publisher: IBM
Year: 2002
Tongue: English
Weight: 246 KB
Volume: 46
Category: Article
ISSN: 0018-8646
DOI: 10.1147/rd.466.0661

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

ASIC Design of a Digital Fuzzy System on

ASIC Design of a Digital Fuzzy System on Chip for Medical Diagnostic Applications

✍ Shubhajit Roy Chowdhury; Aniruddha Roy; Hiranmay Saha 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 745 KB

Design of Systems on a Chip: Design and

Design of Systems on a Chip: Design and Test || Embedded Core-based System-on-Chip Test Strategies

✍ Reis, Ricardo; Lubaszewski, Marcelo; Jess, Jochen A.G. 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 188 KB

Design Of Systems On A Chip / Marcello Lubaszewski, Ricardo Reise & Jachen A.g. Jess -- Microsystems Technology And Applications / J. Malcolm Wilkinson -- Core Architectures For Digital Media And The Associated Compilation Techniques / Jachen A.g. Jess -- Past, Present And Future Of Microprocessors

Call for Papers for Special Issue on Des

Call for Papers for Special Issue on Design and Test of Systems-on-a Chip

📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 20 KB

Design and Analysis of System on a Chip

Design and Analysis of System on a Chip Encoder for JPEG2000

✍ Dyer, M.; Nooshabadi, S.; Taubman, D. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 686 KB

Design and Implementation of an On-Chip

Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip

✍ Pham, Phi-Hung; Song, Junyoung; Park, Jongsun; Kim, Chulwoo 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 909 KB

Design methodology for on-chip bus archi

Design methodology for on-chip bus architectures using system-on-chip network protocol

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB