๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Improving the Performance of Shared Memory Communication in Impulse C

โœ Scribed by Xi Jin; Nan Guan; Mingsong Lv; Qingxu Deng


Book ID
117888093
Publisher
Institute of Electrical and Electronics Engineers
Year
2010
Tongue
English
Weight
302 KB
Volume
2
Category
Article
ISSN
1943-0663

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


The Performance Implications of Locality
โœ Frank Bellosa; Martin Steckermeier ๐Ÿ“‚ Article ๐Ÿ“… 1996 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 326 KB

The latest processor generations-e.g., HPPA 8000, MIPS R10000 or Ultra SPARC-include a monitoring unit. A processor monitor can count events like read/write cache misses and processor stall cycles due to load and store operations. This information is usually only used for offline profiling. However,