✦ LIBER ✦

Improved selective harmonic elimination pulse-width modulation strategy in multilevel inverters

✍ Scribed by Farokhnia, N.; Fathi, S.H.; Salehi, R.; Gharehpetian, G.B.; Ehsani, M.

Book ID: 120260154
Publisher: The Institution of Engineering and Technology
Year: 2012
Tongue: English
Weight: 806 KB
Volume: 5
Category: Article
ISSN: 1755-4535
DOI: 10.1049/iet-pel.2011.0293

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

99/00439 A block-pulse domain technique

99/00439 A block-pulse domain technique of harmonics elimination in multilevel pulse-width modulated inverters

📂 Article 📅 1999 🏛 Elsevier Science ⚖ 200 KB

Vector-optimised harmonic elimination fo

Vector-optimised harmonic elimination for single-phase pulse-width modulation inverters/converters

✍ Hadji, S.; Touhami, O.; Goodman, C.J. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 255 KB

Application of the Bee Algorithm for Sel

Application of the Bee Algorithm for Selective Harmonic Elimination Strategy in Multilevel Inverters

✍ Kavousi, A.; Vahidi, B.; Salehi, R.; Bakhshizadeh, M.; Farokhnia, N.; Fathi, S.S 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 957 KB

Multilevel selective harmonic eliminatio

Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters

✍ Li Li; Czarkowski, D.; Yaguang Liu; Pillay, P. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 226 KB

On Abolishing Symmetry Requirements in t

On Abolishing Symmetry Requirements in the Formulation of a Five-Level Selective Harmonic Elimination Pulse-Width Modulation Technique

✍ Dahidah, Mohamed. S. A.; Agelidis, Vassilios G.; Rao, Machavaram V. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 850 KB

Topology for current-source grid-connect

Topology for current-source grid-connected inverter with improved efficiency and pulse width modulation control strategy

✍ Chun-hua Wu; Guo-cheng Chen; Kai-yong Cui; Wei-min Chen; Peng Xiao; Yi Zhang 📂 Article 📅 2008 🏛 Chinese Electronic Periodical Services 🌐 English ⚖ 553 KB