𝔖 Bobbio Scriptorium

✦ LIBER ✦

Improved neuron MOS-transistor structures for integrated neural network circuits

✍ Scribed by Rantala, A.; Franssila, S.; Kaski, K.; Lampinen, J.; Aberg, M.; Kuivalainen, P.

Book ID: 114447792
Publisher: The Institution of Electrical Engineers
Year: 2001
Tongue: English
Weight: 915 KB
Volume: 148
Category: Article
ISSN: 1350-2409
DOI: 10.1049/ip-cds:20010055

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Neural network-based design approach for

Neural network-based design approach for submicron MOS integrated circuits

✍ M. Avci 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 827 KB

[IEEE 2012 IEEE 10th International New C

[IEEE 2012 IEEE 10th International New Circuits and Systems Conference (NEWCAS) - Montreal, QC, Canada (2012.06.17-2012.06.20)] 10th IEEE International NEWCAS Conference - A CMOS-compatible, neuro-transistor array with monolithically-integrated circuit for studying cultured neuronal networks

✍ Wu, Hsiang-Chiu; Chang, Sheng-Jen; Chen, Hsin 📂 Article 📅 2012 🏛 IEEE ⚖ 747 KB