[IEEE The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. - Tainan, Taiwan (Dec. 6-9, 2004)] The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings. - Modeling and simulation of phase-locked loop with verilog-a description for top-down design

[IEEE The 2004 IEEE Asia-Pacific Confere

✍ Yamaguchi, K.; Watanabe, E.; Nishihara, A. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 235 KB

[IEEE The 2004 IEEE Asia-Pacific Confere

✍ Jin-Fu Li, ; Yao-Chang Kuo, ; Chao-Da Huang, ; Tsu-Wei Tseng, ; Chin-Long Wey, 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 283 KB

[IEEE The 2004 IEEE Asia-Pacific Confere

✍ Yuan-Peir Chen, ; Her-Chang Chao, ; Po-Yi Sung, 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 249 KB

[IEEE The 2004 IEEE Asia-Pacific Confere

✍ Daewook Kim, ; Manho Kim, ; Sobelman, G.E. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 255 KB

[IEEE The 2004 IEEE Asia-Pacific Confere

✍ Yi-Ju Chen, ; Yi-Ching Lei, ; Yzi-Dar Chiueh, 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 267 KB

[IEEE The 2004 IEEE Asia-Pacific Confere

✍ Hsin-Lei Lin, ; Chang, R.C.; Ming-Tsai Chan, 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 223 KB