𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Athens, Greece (November 2 - 4, 2005)] IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - VLSI architecture of EBCOT Tier-2 encoder for JPEG2000

✍ Scribed by Leibo Liu, ; Zhihua Wang, ; Ning Chen, ; Li Zhang,

Book ID: 118150965
Publisher: IEEE
Year: 2005
Tongue: English
Weight: 326 KB
Volume: 0
Category: Article
ISBN-13: 9780780393332
DOI: 10.1109/sips.2005.1579869

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE IEEE Workshop on Signal Processing

[IEEE IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Athens, Greece (November 2 - 4, 2005)] IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - A high-performance architecture for EBCOT in the JPEG 2000 encoder

✍ Pastuszak, G. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 358 KB

[IEEE IEEE Workshop on Signal Processing

[IEEE IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Athens, Greece (November 2 - 4, 2005)] IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Motion compensated frame rate conversion using normarized motion estimation

✍ Sugiyama, K.; Aoki, T.; Hangai, S. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 398 KB

[IEEE IEEE Workshop on Signal Processing

[IEEE IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Athens, Greece (November 2 - 4, 2005)] IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Image quality assessment metrics based on multi-scale edge presentation

✍ Guangtao Zhai, ; Wenjun Zhang, ; Xiaokang Yang, ; Yi Xu, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 734 KB

[IEEE IEEE Workshop on Signal Processing

[IEEE IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Athens, Greece (November 2 - 4, 2005)] IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Two-stage synthesis filters for hybrid filter banks A/D converters

✍ Asemani, D.; Oksman, J. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 266 KB

[IEEE 2000 IEEE Workshop on SiGNAL PROCE

[IEEE 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation - Lafayette, LA, USA (11-13 Oct. 2000)] 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528) - Image analysis and partitioning for FPGA implementation of image restoration

✍ Ogrenci, S.; Bazargan, K.; Sarrafzadeh, M. 📂 Article 📅 2000 🏛 IEEE ⚖ 572 KB

[IEEE 1998 IEEE Workshop on Signal Proce

[IEEE 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation - Cambridge, MA, USA (8-10 Oct. 1998)] 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374) - Word-length optimization for high-level synthesis of digital signal processing systems

✍ Kum, K.-I.; Sung, W. 📂 Article 📅 1998 🏛 IEEE ⚖ 603 KB