𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Comput. Soc Ninth Great Lakes Symposium on VLSI - Ypsilanti, MI, USA (4-6 March 1999)] Proceedings Ninth Great Lakes Symposium on VLSI - Self-checking of FPGA-based control units

✍ Scribed by Levin, I.; Sinelnikov, V.

Book ID: 127322705
Publisher: IEEE Comput. Soc
Year: 1999
Tongue: English
Weight: 317 KB
Edition: 1999
Category: Article
ISBN-13: 9780769501048
DOI: 10.1109/glsv.1999.757436

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc Ninth Great Lakes Symp

[IEEE Comput. Soc Ninth Great Lakes Symposium on VLSI - Ypsilanti, MI, USA (4-6 March 1999)] Proceedings Ninth Great Lakes Symposium on VLSI - On applying set covering models to test set compaction

✍ Flores, P.F.; Neto, H.C.; Marques-Silva, J.P. 📂 Article 📅 1999 🏛 IEEE Comput. Soc 🌐 English ⚖ 25 KB

[IEEE Comput. Soc Ninth Great Lakes Symp

[IEEE Comput. Soc Ninth Great Lakes Symposium on VLSI - Ypsilanti, MI, USA (4-6 March 1999)] Proceedings Ninth Great Lakes Symposium on VLSI - A novel low power energy recovery full adder cell

✍ Shalem, R.; John, E.; John, L.K. 📂 Article 📅 1999 🏛 IEEE Comput. Soc 🌐 English ⚖ 625 KB

[IEEE Comput. Soc Ninth Great Lakes Symp

[IEEE Comput. Soc Ninth Great Lakes Symposium on VLSI - Ypsilanti, MI, USA (4-6 March 1999)] Proceedings Ninth Great Lakes Symposium on VLSI - Design and analysis of a novel quantum-MOS sense amplifier circuit

✍ Uemura, T.; Mazumder, P. 📂 Article 📅 1999 🏛 IEEE Comput. Soc 🌐 English ⚖ 121 KB

[IEEE Comput. Soc Ninth Great Lakes Symp

[IEEE Comput. Soc Ninth Great Lakes Symposium on VLSI - Ypsilanti, MI, USA (4-6 March 1999)] Proceedings Ninth Great Lakes Symposium on VLSI - A novel high-speed flip-flop circuit using RTDs and HEMTs

✍ Matsuzaki, H.; Itoh, T.; Yamamoto, M. 📂 Article 📅 1999 🏛 IEEE Comput. Soc 🌐 English ⚖ 350 KB

[IEEE Comput. Soc Ninth Great Lakes Symp

[IEEE Comput. Soc Ninth Great Lakes Symposium on VLSI - Ypsilanti, MI, USA (4-6 March 1999)] Proceedings Ninth Great Lakes Symposium on VLSI - A test vector ordering technique for switching activity reduction during test operation

✍ Girard, P.; Guiller, L.; Landrault, C.; Pravossoudovitch, S. 📂 Article 📅 1999 🏛 IEEE Comput. Soc 🌐 English ⚖ 56 KB

[IEEE Comput. Soc Ninth Great Lakes Symp

[IEEE Comput. Soc Ninth Great Lakes Symposium on VLSI - Ypsilanti, MI, USA (4-6 March 1999)] Proceedings Ninth Great Lakes Symposium on VLSI - Integration of InAs/AlSb/GaSb resonant interband tunneling diodes with heterostructure field-effect transistors for ultra high-speed digital circuit applications

✍ Fay, P.; Bernstein, G.H.; Chow, D.; Schulmani, J.; Mazumder, P.; Williamson, W.; 📂 Article 📅 1999 🏛 IEEE Comput. Soc 🌐 English ⚖ 75 KB