𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) - Orlando, FL, USA (2014.2.15-2014.2.19)] 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) - Adaptive placement and migration policy for an STT-RAM-based hybrid cache

✍ Scribed by Wang, Zhe; Jimenez, Daniel A.; Xu, Cong; Sun, Guangyu; Xie, Yuan

Book ID: 125799993
Publisher: IEEE
Year: 2014
Weight: 438 KB
Category: Article
ISBN: 1479930970
DOI: 10.1109/HPCA.2014.6835933

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2014 IEEE 20th International Sympo

[IEEE 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) - Orlando, FL, USA (2014.2.15-2014.2.19)] 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) - Improving cache performance using read-write partitioning

✍ Khan, Samira; Alameldeen, Alaa R.; Wilkerson, Chris; Mutluy, Onur; Jimenezz, Dan 📂 Article 📅 2014 🏛 IEEE ⚖ 335 KB

[IEEE 2014 IEEE 20th International Sympo

[IEEE 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) - Orlando, FL, USA (2014.2.15-2014.2.19)] 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) - Stash directory: A scalable directory for many-core coherence

✍ Demetriades, Socrates; Cho, Sangyeun 📂 Article 📅 2014 🏛 IEEE ⚖ 713 KB

[IEEE 2011 IEEE 17th International Sympo

[IEEE 2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA) - San Antonio, TX, USA (2011.02.12-2011.02.16)] 2011 IEEE 17th International Symposium on High Performance Computer Architecture - Relaxing non-volatility for fast and energy-efficient STT-RAM caches

✍ Smullen, Clinton W.; Mohan, Vidyabhushan; Nigam, Anurag; Gurumurthi, Sudhanva; S 📂 Article 📅 2011 🏛 IEEE ⚖ 447 KB

[IEEE 2009 IEEE 15th International Sympo

[IEEE 2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA) - Raleigh, NC, USA (2009.02.14-2009.02.18)] 2009 IEEE 15th International Symposium on High Performance Computer Architecture - A novel architecture of the 3D stacked MRAM L2 cache for CMPs

✍ Sun, Guangyu; Dong, Xiangyu; Xie, Yuan; Li, Jian; Chen, Yiran 📂 Article 📅 2009 🏛 IEEE ⚖ 588 KB