𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - FeRoNoC: Flexible and extensible Router implementation for diagonal mesh topology

✍ Scribed by Elhajji, Majdi; Attia, Brahim; Zitouni, Abdelkrim; Tourki, Rached; Meftali, Samy; Dekeyser, Jean-luc

Book ID: 120240501
Publisher: IEEE
Year: 2011
Weight: 549 KB
Category: Article
ISBN: 1457706199
DOI: 10.1109/DASIP.2011.6136890

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2011 Conference on Design and Arch

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - Flexible VLIW processor based on FPGA for real-time image processing

✍ Brost, Vincent; Meunier, Charles; Saptono, Debyo; Yang, Fan 📂 Article 📅 2011 🏛 IEEE ⚖ 263 KB

[IEEE 2011 Conference on Design and Arch

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - A unified hardware/software co-synthesis solution for signal processing systems

✍ Bezati, Endri; Yviquel, Herve; Raulet, Michael; Mattavelli, Marco 📂 Article 📅 2011 🏛 IEEE ⚖ 506 KB

[IEEE 2011 Conference on Design and Arch

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - Interfacing and scheduling legacy code within the Canals framework

✍ Dahlin, Andreas; Jokhio, Fareed; Lilius, Johan; Gorin, Jerome; Raulet, Michael 📂 Article 📅 2011 🏛 IEEE ⚖ 844 KB

[IEEE 2011 Conference on Design and Arch

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - High speed VLSI architecture for 2-D lifting Discrete Wavelet Transform

✍ Darji, A. D.; Bansal, Rajul; Merchant, S. N.; Chandorkar, A. N. 📂 Article 📅 2011 🏛 IEEE ⚖ 345 KB

[IEEE 2011 Conference on Design and Arch

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - Real-time moving object detection for video surveillance system in FPGA

✍ Kryjak, Tomasz; Komorkiewicz, Mateusz; Gorgon, Marek 📂 Article 📅 2011 🏛 IEEE ⚖ 626 KB

[IEEE 2011 Conference on Design and Arch

[IEEE 2011 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Tampere, Finland (2011.11.2-2011.11.4)] Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP) - Power consumption improvement with residue code for fault tolerance on SRAM FPGA

✍ Frederic, Amiel; Thomas, Ea; Vashishtha, Vinay 📂 Article 📅 2011 🏛 IEEE ⚖ 974 KB