✦ LIBER ✦

[IEEE 2011 Annual IEEE India Conference (INDICON) - Hyderabad, India (2011.12.16-2011.12.18)] 2011 Annual IEEE India Conference - Clock gating — A power optimizing technique for VLSI circuits

✍ Scribed by Shinde, Jitesh; Salankar, S. S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2011 Annual IEEE India Conference

✍ Jalan, Anup; Khosla, Mamta 📂 Article 📅 2011 🏛 IEEE ⚖ 290 KB

[IEEE 2011 Annual IEEE India Conference

✍ Parameswaran, S.; Selvin, Sera 📂 Article 📅 2011 🏛 IEEE ⚖ 408 KB

[IEEE 2011 Annual IEEE India Conference

✍ Gollakota, Akhila; Srinivas, M. B. 📂 Article 📅 2011 🏛 IEEE ⚖ 200 KB

[IEEE 2011 Annual IEEE India Conference

✍ Thakur, Tilak; Bedi, Kuldeep Singh 📂 Article 📅 2011 🏛 IEEE ⚖ 438 KB

[IEEE 2011 Annual IEEE India Conference

✍ Rode, Sandeep V.; Ladhake, Siddharth A. 📂 Article 📅 2011 🏛 IEEE ⚖ 287 KB

[IEEE 2011 Annual IEEE India Conference

✍ Gurjar, Prashant; Solanki, Rashmi; Kansliwal, Pooja; Vucha, Mahendra 📂 Article 📅 2011 🏛 IEEE ⚖ 314 KB