✦ LIBER ✦

[IEEE 2009 4th International Design and Test Workshop (IDT) - Riyadh, Saudi Arabia (2009.11.15-2009.11.17)] 2009 4th International Design and Test Workshop (IDT) - FPGA-based implementation of a CFAR processor using Batcher's sort and LUT arithmetic

✍ Scribed by Seddiq, Yasser M.; Alhumaidi, Sami M.; Alshebeili, Saleh A.; Obied, Abdulfattah M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2009 4th International Design and

✍ Shaban, Ahmad; El-Badry, Mohammed; El-Sayed, Ayman 📂 Article 📅 2009 🏛 IEEE ⚖ 827 KB

[IEEE 2009 4th International Design and

✍ Sallab, Ahmad A. Al; Fahmy, Hossam; Rashwan, Mohsen 📂 Article 📅 2009 🏛 IEEE ⚖ 599 KB

[IEEE 2009 4th International Design and

✍ Hovsepyan, Aristakes; Melikyan, Vazgen; Ishkhanyan, Mkrtich; Hakobyan, Tigran; H 📂 Article 📅 2009 🏛 IEEE ⚖ 602 KB

[IEEE 2009 4th International Design and

✍ Saied, Basil M.; Dawwd, Shefa A.; Al-Soufi, Ahmad S. 📂 Article 📅 2009 🏛 IEEE ⚖ 946 KB

[IEEE 2009 4th International Design and

✍ Aseeri, Mohammed A. S. 📂 Article 📅 2009 🏛 IEEE ⚖ 735 KB

[IEEE 2009 4th International Design and

✍ Shalan, Mohamed; El-Sissy, Dina 📂 Article 📅 2009 🏛 IEEE ⚖ 657 KB