𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 2008 1st Microsystems and Nanoelectronics Research Conference (MNRC 2008) - Ottawa, ON, Canada (2008.10.15-2008.10.15)] 2008 1st Microsystems and Nanoelectronics Research Conference - Optimized biasing technique for high-speed digital circuits with advanced CMOS nanotechnology

✍ Scribed by Bo Wang, ; Dianyong Chen, ; Bangli Liang, ; Tad Kwasniewski,

Book ID: 120165403
Publisher: IEEE
Year: 2008
Weight: 304 KB
Category: Article
ISBN: 142442920X
DOI: 10.1109/MNRC.2008.4683408

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2008 1st Microsystems and Nanoelec

[IEEE 2008 1st Microsystems and Nanoelectronics Research Conference (MNRC 2008) - Ottawa, ON, Canada (2008.10.15-2008.10.15)] 2008 1st Microsystems and Nanoelectronics Research Conference - A flexible network-on-chip simulator for early design space exploration

✍ Grecu, Cristian; Ivanov, Andre; Saleh, Resve; Rusu, Claudia; Anghel, Lorena; Pan 📂 Article 📅 2008 🏛 IEEE ⚖ 268 KB

[IEEE 2008 1st Microsystems and Nanoelec

[IEEE 2008 1st Microsystems and Nanoelectronics Research Conference (MNRC 2008) - Ottawa, ON, Canada (2008.10.15-2008.10.15)] 2008 1st Microsystems and Nanoelectronics Research Conference - FPGA implementation of MPIC detectors for DS-CDMA systems in frequency nonselective channels

✍ Mejri, Lotfi; Dahmane, Adel Omar 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 407 KB

[IEEE 2008 1st Microsystems and Nanoelec

[IEEE 2008 1st Microsystems and Nanoelectronics Research Conference (MNRC 2008) - Ottawa, ON, Canada (2008.10.15-2008.10.15)] 2008 1st Microsystems and Nanoelectronics Research Conference - Effect of parameter variations on the current-voltage behavior of AlGaAs tunnel junction models

✍ Narasimhan, Vijay K.; Yastrebova, Natalya; Valdivia, Christopher E.; Hall, Trevo 📂 Article 📅 2008 🏛 IEEE ⚖ 622 KB

[IEEE 2008 1st Microsystems and Nanoelec

[IEEE 2008 1st Microsystems and Nanoelectronics Research Conference (MNRC 2008) - Ottawa, ON, Canada (2008.10.15-2008.10.15)] 2008 1st Microsystems and Nanoelectronics Research Conference - 5 Gb/s burst-mode clock phase aligner with (64, 57) Hamming codes for GPON applications

✍ Ming Zeng, ; Shastri, Bhavin J.; Zicha, Nicholas; Vander Schueren, Michael; Plan 📂 Article 📅 2008 🏛 IEEE ⚖ 465 KB

[IEEE 2008 1st Microsystems and Nanoelec

[IEEE 2008 1st Microsystems and Nanoelectronics Research Conference (MNRC 2008) - Ottawa, ON, Canada (2008.10.15-2008.10.15)] 2008 1st Microsystems and Nanoelectronics Research Conference - A 1.33 Gsps 5-bit 2 stage pipelined flash analog to digital converter for UWB targeting 8 stage time interleaving architecture

✍ Sivakumar, Balasubramanian; Rajaraman, Athreya Vydhyanathan; Ismail, Mohammed 📂 Article 📅 2008 🏛 IEEE ⚖ 882 KB