𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation - Antwerp, Belgium (26-28 Sept. 2001)] 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578) - Efficient implementation of low bit rate 1.6 Kbps speech coder using field programmable gate arrays

✍ Scribed by Han-Chiang Chen,

Book ID: 121879889
Publisher: IEEE
Year: 2001
Weight: 364 KB
Category: Article
ISBN-13: 9780780371453
DOI: 10.1109/SIPS.2001.957343

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2001 IEEE Workshop on Signal Proce

[IEEE 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation - Antwerp, Belgium (26-28 Sept. 2001)] 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578) - Rijndael FPGA implementation utilizing look-up tables

✍ McLoone, W.; McCanny, J.V. 📂 Article 📅 2001 🏛 IEEE ⚖ 539 KB

[IEEE 2001 IEEE Workshop on Signal Proce

[IEEE 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation - Antwerp, Belgium (26-28 Sept. 2001)] 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578) - Low-power FFT via reduced precision redundancy

✍ Sridhara, S.R.; Shanbhag, N.R. 📂 Article 📅 2001 🏛 IEEE ⚖ 422 KB

[IEEE 2001 IEEE Workshop on Signal Proce

[IEEE 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation - Antwerp, Belgium (26-28 Sept. 2001)] 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578) - VLSI implementation-oriented (3, k)-regular low-density parity-check codes

✍ Tong Zhang, ; Parhi, K.K. 📂 Article 📅 2001 🏛 IEEE ⚖ 663 KB

[IEEE 2001 IEEE Workshop on Signal Proce

[IEEE 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation - Antwerp, Belgium (26-28 Sept. 2001)] 2001 IEEE Workshop on Signal Processing Systems. SiPS 2001. Design and Implementation (Cat. No.01TH8578) - A multi-level block priority based instruction caching scheme for multimedia processors

✍ Jiyang Kang, ; Wonyong Sung, 📂 Article 📅 2001 🏛 IEEE ⚖ 373 KB