𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers - Seattle, WA, USA (4-6 June 1992)] 1992 Symposium on VLSI Circuits Digest of Technical Papers - A low cost monolithic accelerometer

✍ Scribed by Sherman, S.J.; Tsang, W.K.; Core, T.A.; Quinn, D.E.

Book ID: 121724287
Publisher: IEEE
Year: 1992
Weight: 173 KB
Category: Article
ISBN-13: 9780780307018
DOI: 10.1109/VLSIC.1992.229249

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 1992 Symposium on VLSI Circuits Di

[IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers - Seattle, WA, USA (4-6 June 1992)] 1992 Symposium on VLSI Circuits Digest of Technical Papers - Multimedia communication-present and future

✍ Kamae, T. 📂 Article 📅 1992 🏛 IEEE ⚖ 557 KB

[IEEE 1992 Symposium on VLSI Circuits Di

[IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers - Seattle, WA, USA (4-6 June 1992)] 1992 Symposium on VLSI Circuits Digest of Technical Papers - A high-speed parallel pipelined ADC technique in CMOS

✍ Conroy, C.S.G.; Cline, D.W.; Gray, P.R. 📂 Article 📅 1992 🏛 IEEE ⚖ 194 KB

[IEEE 1992 Symposium on VLSI Circuits Di

[IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers - Seattle, WA, USA (4-6 June 1992)] 1992 Symposium on VLSI Circuits Digest of Technical Papers - A 100 MHz superscalar PA-RISC CPU/coprocessor chip

✍ Yetter, J.; Miller, B.; Jaffe, W.; DeLano, E. 📂 Article 📅 1992 🏛 IEEE ⚖ 234 KB

[IEEE 1992 Symposium on VLSI Circuits Di

[IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers - Seattle, WA, USA (4-6 June 1992)] 1992 Symposium on VLSI Circuits Digest of Technical Papers - Offset compensating bit-line sensing scheme for high density DRAMs

✍ Watanabe, Y.; Nakamura, N.; Takashima, D.; Hara, T.; Watanabe, S. 📂 Article 📅 1992 🏛 IEEE ⚖ 147 KB

[IEEE 1992 Symposium on VLSI Circuits Di

[IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers - Seattle, WA, USA (4-6 June 1992)] 1992 Symposium on VLSI Circuits Digest of Technical Papers - A quick intelligent program architecture for 3 V-only NAND-EEPROMs

✍ Tanaka, T.; Tanaka, Y.; Nakamura, H.; Oodaira, H.; Aritome, S.; Shirota, R.; Mas 📂 Article 📅 1992 🏛 IEEE ⚖ 175 KB

[IEEE 1992 Symposium on VLSI Circuits Di

[IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers - Seattle, WA, USA (4-6 June 1992)] 1992 Symposium on VLSI Circuits Digest of Technical Papers - A bipolar 1.5 Gb/s monolithic phase-locked loop for clock and data extraction

✍ Wu, J.-T.; Walker, R.C. 📂 Article 📅 1992 🏛 IEEE ⚖ 175 KB