HyperTransport 3.1 Interconnect Technology

✍ Scribed by Brian Holden, Don Anderson, Jay Trodden, Don Anderson, Jay Trodden, Maryanne Daves

• Publisher: MindShare Press
• Year: 2008
• Tongue: English
• Leaves: 744
• Edition: First
• Category: Library

✦ Synopsis

HyperTransportTM technology has revolutionized microprocessor core interconnect. It serves as the central interconnect technology for nearly all of AMD s microprocessors as well as for a rich ecosystem of other microprocessors, system controllers, graphics processors, network processors, and communications semiconductors. It is a high-speed, low latency, point-to-point, packetized link. The latest version, HyperTransport 3.1, enables data transfer at rates of up to 51.2 GigaBytes per second. It is scalable, error tolerant, and designed for ease of use. It is also compatible with PCIe, PCI-X, PCI, and AGP buses and includes comprehensive power management and x86 platform support. The HTX and HTX3 specifications define a PC architecture I/O slot that provides the lowest latency slot access to a microprocessor available. HyperTransport 3.1 Interconnect provides a comprehensive guide to all of the releases of HyperTransport technology, from 1.03, through 2.0, to 3.1. This book includes over 250 drawings and over 100 tables.