✦ LIBER ✦

High-speed sensing scheme for CMOS DRAMs

✍ Scribed by Dhang, S.H.; Lu, N.C.-C.; Hwang, W.; Parke, S.A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Half-V/SUB DD/ bit-line sensing scheme i

✍ Lu, N.C.-C.; Chao, H.H. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 719 KB

Block-decoded sense-amplifier driver for

✍ Geib, H.; Raab, W.; Schmitt-Landsiedel, D. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 313 KB

Offset compensating bit-line sensing sch

✍ Watanabe, Y.; Nakamura, N.; Watanabe, S. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 458 KB

BiCMOS circuit technology for high-speed

✍ Watanabe, S.; Sakui, K.; Fuse, T.; Hara, T.; Aritome, S.; Hieda, K. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 718 KB

A circuit technology for high-speed batt

✍ Yamauchi, H.; Suzuki, T.; Sawada, A.; Iwata, T.; Tsuji, T.; Agata, M.; Taniguchi 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 855 KB

Low-Power 10-Gb/s Transmitter for High-S

✍ Jun-Yong Song; Oh-Kyong Kwon 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 725 KB