✦ LIBER ✦

High-Performance VLSI Architecture of Decision Feedback Equalizer for Gigabit Systems

✍ Scribed by Lin, C.-H. ;Wu, A.-Y. ;Li, F.-M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Performance of a hybrid decision feedbac

✍ Gi-Hong Im; Kyu-Min Kang 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 373 KB

Noise Prediction Equalizer and Decision

✍ Ernst, Detlef 📂 Article 📅 1993 🏛 John Wiley and Sons 🌐 English ⚖ 394 KB

Performance evaluation of decision feedb

✍ Fossorier, M.P.C. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 601 KB

High-performance VLSI architecture suita

✍ Yoshitaka Tsunekawa; Mamoru Miura 📂 Article 📅 1995 🏛 John Wiley and Sons 🌐 English ⚖ 629 KB

Complexity reduction and performance imp

✍ Nagayasu, T.; Sampei, S.; Kamio, Y. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 883 KB

Optimized Resource Allocation for Upstre

✍ Chiang-Yu Chen; Kibeom Seong; Rui Zhang; Cioffi, J.M. 📂 Article 📅 2007 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 782 KB