✦ LIBER ✦

Hierarchical test pattern generation: a cost model and implementation

✍ Scribed by Min, H.B.; Luh, H.-t.A.; Rogers, W.A.

Book ID: 119777686
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 990 KB
Volume: 12
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.238039

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Explicit fault modeling and hierarchical

Explicit fault modeling and hierarchical test pattern generation in the KARATE system

✍ Gerold Alfs; Reiner W. Hartenstein; Andrea Wodtko 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 335 KB

A Discussion on Test Pattern Generation

A Discussion on Test Pattern Generation for FPGA—Implemented Circuits

✍ M. Renovell; J.M. Portal; P. Faure; J. Figueras; Y. Zorian 📂 Article 📅 2001 🏛 Springer US 🌐 English ⚖ 248 KB

Neuromorphic Control of Stepping Pattern

Neuromorphic Control of Stepping Pattern Generation: A Dynamic Model With Analog Circuit Implementation

✍ Zhijun Yang; Cameron, K.; Lewinger, W.; Webb, B.; Murray, A. 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 928 KB

Test pattern generation for droop faults

✍ Mitra, D.; Sur-Kolay, S.; Bhattacharya, B.B.; Kundu, S.; Nigam, A.; Dey, S.K. 📂 Article 📅 2010 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 569 KB

Development and Implementation of a Univ

Development and Implementation of a University Costing Model

✍ Valderrama, Teresa Garcia; Sanchez, Rosario Del Rio 📂 Article 📅 2006 🏛 Taylor and Francis Group 🌐 English ⚖ 65 KB

A general hierarchical circuit modeling

A general hierarchical circuit modeling and simulation algorithm

✍ Tan, S.X.-D. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 566 KB