✦ LIBER ✦

HiBRID-SoC: A Multi-Core SoC Architecture for Multimedia Signal Processing

✍ Scribed by Stolberg, Hans-Joachim ;Bereković, Mladen ;Moch, Sören ;Friebe, Lars ;Kulaczewski, Mark B. ;Flügel, Sebastian ;Klußmann, Heiko ;Dehnhardt, Andreas ;Pirsch, Peter

Book ID: 106559223
Publisher: Springer
Year: 2005
Tongue: English
Weight: 579 KB
Volume: 41
Category: Article
ISSN: 0922-5773
DOI: 10.1007/s11265-005-6247-1

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 464GOPS 620GOPS/W heterogeneous multi-

A 464GOPS 620GOPS/W heterogeneous multi-core SoC for image-recognition applications

✍ Tanabe, Yasuki; Sumiyoshi, Masato; Nishiyama, Manabu; Yamazaki, Itaru; Fujii, Sh 📂 Article 📅 2012 🏛 IEEE ⚖ 305 KB

[IEEE Comput. Soc. Press International C

[IEEE Comput. Soc. Press International Conference on Image Processing - Washington, DC, USA (23-26 Oct. 1995)] Proceedings., International Conference on Image Processing - The steerable pyramid: a flexible architecture for multi-scale derivative computation

✍ Simoncelli, E.P.; Freeman, W.T. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press ⚖ 304 KB

[IEEE 2005 IEEE 7th Workshop on Multimed

[IEEE 2005 IEEE 7th Workshop on Multimedia Signal Processing - Shanghai (2005.10.30-2005.10.30)] 2005 IEEE 7th Workshop on Multimedia Signal Processing - Adaptive Multi-Frame-Rate Scheme for Distributed Speech Recognition Based on a Half Frame-Rate Front-End

✍ Tan, Zheng-hua; Dalsgaard, Paul; Lindberg, Borge 📂 Article 📅 2005 🏛 IEEE ⚖ 206 KB

C-HEAP: A Heterogeneous Multi-Processor

C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems

✍ André Nieuwland; Jeffrey Kang; Om Prakash Gangwal; Ramanathan Sethuraman; Natali 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 406 KB

[IEEE Comput. Soc. Press International C

[IEEE Comput. Soc. Press International Conference on Image Processing - Washington, DC, USA (23-26 Oct. 1995)] Proceedings., International Conference on Image Processing - A fast and area-efficient VLSI architecture for embedded image coding

✍ Jongwoo Bae, ; Prasanna, V.K. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press ⚖ 427 KB

[IEEE Comput. Soc. Press 25th Internatio

[IEEE Comput. Soc. Press 25th International Conference on Parallel Processing - Ithaca, NY, USA (12-16 Aug. 1996)] Proceedings of the 1996 ICPP Workshop on Challenges for Parallel Processing - A high performance router architecture for interconnection networks

✍ Duato, J.; Lopez, P.; Silla, F.; Yalamanchili, S. 📂 Article 📅 1996 🏛 IEEE Comput. Soc. Press ⚖ 899 KB